





## -60V P Channel Enhancement MOSFET Wafer Datasheet

## FEATURES

- P-Channel,-60V
- $R_{DS(ON)}=88\text{m}\Omega$  (Typ.)@ $V_{GS}=-10\text{V}$
- Exceptional on-resistance and maximum DC current capability  
high density cell design for extremely low RDS(ON)



Bonding Pad Information	Chip Information
(1120,860) 	Wafer Name Wafer Diameter Wafer Thickness Front-side Metallization Back-side Metallization Bonding Type Die Size (without scribe line) Scribe Line Width Gate Pad Size Gross Die
	DC6M060P088M7 6 inches 7 mils Al/Si/Cu (4um) Ti/Ni/Ag Gate: 1.5mil Cu x 1 Source: 1.5mil Cu x 7 1120um x 860um 60um 150um x 150um 15K ea

ABSOLUTE MAXIMUM RATINGS ( $T_c=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0\text{V}, I_D=-250\mu\text{A}$	-60			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-48\text{V}, V_{GS}=0\text{V}$			-1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{GS}$	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$			$\pm 100$	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu\text{A}$	-1.0	-1.5	-2.0	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=-10\text{V}, I_D=-1\text{A}$		88	108	m ohm
		$V_{GS}=-4.5\text{V}, I_D=-0.5\text{A}$		110	137	m ohm

## Notes:

- 1.Pulse Test:Pulse Width  $\leq 300\text{us}$ , Duty Cycle  $\leq 2\%$ .
- 2.RDS(ON) calculated by SOP-8 Package Type.